


Clean Version of Pending Claims

STRUCTURE AND METHOD FOR DUAL GATE OXIDE THICKNESSES

Applicant: Kie Y. Ahn et al.

Serial No.: 09/943,324



Claims 33-40 and 55-86, as of February 12, 2002 (date response to Final Office Action filed w/ RCE).

~~1~~ ~~33~~. (Amended) A logic device and a memory device structure on a single substrate, comprising:

a first transistor having a source and a drain region in the substrate separated by a channel region in the substrate, wherein the first transistor includes a dielectric layer of a first thickness, including a top layer which exhibits a high resistance to oxidation at high temperatures, separating a gate from the channel region; and

a second transistor having a source and a drain region in the substrate separated by a channel region in the substrate, wherein the second transistor includes a dielectric layer of second thickness different from the first thickness, separating a gate from the channel region.

~~2~~ ~~34~~. The structure of claim ~~33~~, wherein the first transistor is a transistor for the logic device and the second transistor is a transistor for the memory device.

~~3~~ ~~35~~. The structure of claim ~~33~~, wherein the first transistor having a dielectric layer of a first thickness includes a dielectric layer having a thickness of less than 7 nanometers.

~~4~~ ~~36~~. The structure of claim ~~33~~, wherein the first transistor having a dielectric layer of a first thickness includes a bottom layer of silicon dioxide (SiO₂) and a top layer of silicon nitride (Si₃N₄).

~~5~~ ~~37~~. The structure of claim ~~33~~, wherein the second transistor having a dielectric layer of second thickness includes a dielectric layer formed entirely of silicon dioxide (SiO₂).

TECHNOLOGY
RECEIVED

PENDING CLAIMS

Docket No. 303.678US3

Micron Ref. No. 99-1065.02

Page 2

⁶
~~38.~~ The structure of claim ~~33~~¹, wherein the second transistor having a dielectric layer of second thickness includes a dielectric layer having a thickness of less than 12 nanometers.

⁷
~~39.~~ The structure of claim ~~33~~¹, wherein the first transistor which includes a dielectric layer of a first thickness and having a top layer which exhibits a high resistance to oxidation at high temperatures includes a top layer of silicon nitride (Si_3N_4) which comprises approximately a third of the first thickness of the dielectric layer.

⁸
~~40.~~ The structure of claim ~~33~~¹, wherein the first transistor which includes a dielectric layer of a first thickness includes a dielectric layer having a thickness of less than 7 nanometers, wherein the dielectric layer has a bottom layer of silicon dioxide (SiO_2), and wherein the top layer is silicon nitride (Si_3N_4).

⁹
~~55.~~ (Amended) A logic device and a memory device structure on a single substrate, comprising:

a first transistor, wherein the first transistor includes:

a first dielectric layer of a first thickness less than 5 nanometers (nm);

a top layer which exhibits a high resistance to oxidation at high temperatures; and

²
a second transistor, wherein the second transistor includes a second dielectric layer of a second thickness different from the first thickness.

¹⁰
~~56.~~ The structure of claim ~~55~~⁹, wherein the first dielectric layer and the top layer together have a thickness of less than 7 nanometers (nm).

¹¹
~~57.~~ The structure of claim ~~55~~⁹, wherein first dielectric layer of a first thickness includes silicon dioxide (SiO_2) and the top layer includes silicon nitride (Si_3N_4).

PENDING CLAIMS

Docket No. 303.678US3

Micron Ref. No. 99-1065.02

Page 3

~~58~~¹². The structure of claim ~~55~~⁹, wherein the second dielectric layer of a second thickness includes a dielectric layer formed entirely of silicon dioxide (SiO_2).

~~59~~¹³. The structure of claim ~~55~~⁹, wherein the second dielectric layer of a second thickness includes a dielectric layer having a thickness of less than 12 nanometers.

~~60~~¹⁴. The structure of claim ~~55~~⁹, wherein the top layer includes a top layer of silicon nitride (Si_3N_4) which comprises approximately a third of the first thickness of the first dielectric layer.

~~61~~¹⁵. The structure of claim ~~55~~⁹, wherein the top layer exhibits a high resistance to boron penetration at high temperatures.

~~62~~¹⁶. (Amended) A logic device and a memory device structure on a single substrate, comprising:

a first transistor, wherein the first transistor includes:

a first dielectric layer of a first thickness less than 5 nanometers (nm);

a top layer which exhibits a high resistance to boron penetration at high temperatures; and

a second transistor, wherein the second transistor includes a second dielectric layer of a second thickness different from the first thickness.

~~63~~¹⁷. The structure of claim ~~62~~¹⁶, wherein the first dielectric layer and the top layer together have a thickness of less than 7 nanometers (nm).

~~64~~¹⁸. The structure of claim ~~62~~¹⁶, wherein first dielectric layer of a first thickness includes silicon dioxide (SiO_2) and the top layer includes silicon nitride (Si_3N_4).

PENDING CLAIMS

Page 4

Docket No. 303.678US3

Micron Ref. No. 99-1065.02

¹⁹
~~65.~~ The structure of claim ~~62~~¹⁴, wherein the second dielectric layer of a second thickness includes a dielectric layer formed entirely of silicon dioxide (SiO_2).

²⁰
~~66.~~ The structure of claim ~~62~~¹⁶, wherein the second dielectric layer of a second thickness includes a dielectric layer having a thickness of less than 12 nanometers.

²¹
~~67.~~ (Amended) A logic device and a memory device structure on a single substrate, comprising:

a first transistor, wherein the first transistor includes:

a first dielectric layer of a first thickness less than 5 nanometers (nm);

a silicon nitride (Si_3N_4) top layer which exhibits a high resistance to oxidation at high temperatures; and

a second transistor, wherein the second transistor includes a second dielectric layer of a second thickness different from the first thickness.

²²
~~68.~~ The structure of claim ~~67~~²¹, wherein the first dielectric layer and the top layer together have a thickness of less than 7 nanometers (nm).

²³
~~69.~~ The structure of claim ~~67~~²¹, wherein the second dielectric layer of a second thickness includes a dielectric layer formed entirely of silicon dioxide (SiO_2).

²⁴
~~70.~~ The structure of claim ~~67~~²¹, wherein the second dielectric layer of a second thickness includes a dielectric layer having a thickness of less than 12 nanometers.

²⁵
~~71.~~ The structure of claim ~~67~~²¹, wherein the silicon nitride (Si_3N_4) top layer includes a silicon nitride (Si_3N_4) top layer with a thickness of approximately a third of the first thickness of the first dielectric layer.

²⁶
~~72~~. The structure of claim ²¹~~67~~, wherein the top layer exhibits a high resistance to boron penetration at high temperatures.

³⁷
~~73~~. (Amended) A logic device and a memory device structure on a single substrate, comprising:
a first transistor, wherein the first transistor includes:
a first dielectric layer of a first thickness less than 5 nanometers (nm);
a top layer of approximately a third of the first thickness, which exhibits a high resistance oxidation at high temperatures; and
a second transistor, wherein the second transistor includes a second dielectric layer of a second thickness different from the first thickness.

²⁸
~~74~~. The structure of claim ²⁷~~73~~, wherein the top layer exhibits a high resistance to boron penetration at high temperatures.

¹ ² ²⁹
~~75~~. The structure of claim ²⁷~~73~~, wherein the first dielectric layer and the top layer together have a thickness of less than 7 nanometers (nm).

³⁰
~~76~~. The structure of claim ²⁷~~73~~, wherein the second dielectric layer of a second thickness includes a dielectric layer formed entirely of silicon dioxide (SiO₂).

³¹
~~77~~. The structure of claim ²⁷~~73~~, wherein the second dielectric layer of a second thickness includes a dielectric layer having a thickness of less than 12 nanometers.

³²
~~78~~. (Amended) A logic device and a memory device structure on a single substrate, comprising:

a first transistor, wherein the first transistor includes:

a first dielectric layer of a first thickness less than 5 nanometers (nm);
a top layer which exhibits a high resistance to oxidation at high temperatures; and
a second transistor, wherein the second transistor includes a second dielectric layer of a second thickness different from the first thickness, wherein the second thickness is less than 12 nanometers (nm).

³³ ~~79~~. The structure of claim ~~78~~³², wherein the top layer exhibits a high resistance to boron penetration at high temperatures.

³⁴ ~~80~~. The structure of claim ~~78~~³², wherein the first dielectric layer and the top layer together have a thickness of less than 7 nanometers (nm).

³⁵ ~~81~~. The structure of claim ~~78~~³², wherein the second dielectric layer of a second thickness includes a dielectric layer formed entirely of silicon dioxide (SiO₂).

³⁶ ~~82~~. (Amended) A logic device and a memory device structure on a single substrate, comprising:

a first transistor, wherein the first transistor includes:

a first dielectric layer of a first thickness less than 5 nanometers (nm);

a silicon nitride (Si₃N₄) top layer of approximately a third of the first thickness, which exhibits a high resistance to oxidation at high temperatures; and

a second transistor, wherein the second transistor includes a second dielectric layer of a second thickness different from the first thickness, wherein the second thickness is less than 12 nanometers (nm).

³⁷ ~~83~~. The structure of claim ~~82~~³⁶, wherein the top layer exhibits a high resistance to boron penetration at high temperatures.

PENDING CLAIMS

Page 7

Docket No. 303.678US3

Micron Ref. No. 99-1065.02

³⁵ ~~84.~~ The structure of claim ~~82~~³⁴, wherein the first dielectric layer and the top layer together have a thickness of less than 7 nanometers (nm).

³⁷ ~~85.~~ The structure of claim ~~82~~³⁶, wherein the second dielectric layer of a second thickness includes a dielectric layer formed entirely of silicon dioxide (SiO₂).

⁴⁰ ~~86.~~ (Amended) A logic device and a memory device structure on a single substrate formed by the method comprising:

¹
²
³ forming a pair of transistor channel regions on the single substrate;
forming a pair of gate oxides to a first thickness on the pair of channel regions;
wherein forming the pair of gate oxides to a first thickness includes forming the pair of gate oxides to a thickness of less than 5 nanometers (nm) by krypton plasma generated atomic oxygen at approximately 400 degrees Celsius;
forming a thin dielectric layer on one of the pair of gate oxides, wherein the thin dielectric layer exhibits resistance to oxidation at high temperatures; and
forming the other of the pair of gate oxides to a second thickness different from the first thickness.
